Freescale-semiconductor MC68HC08KH12 Instrukcja Użytkownika Strona 181

  • Pobierz
  • Dodaj do moich podręczników
  • Drukuj
  • Strona
    / 262
  • Spis treści
  • BOOKMARKI
  • Oceniono. / 5. Na podstawie oceny klientów
Przeglądanie stron 180
MC68HC(7)08KH12Rev. 1.1 Advance Information
Freescale Semiconductor
181
Figure 11-7. CHxMAX Latency
11.9.5 TIM Channel Registers (TCH0H/L–TCH1H/L)
These read/write registers contain the captured TIM counter value of the
input capture function or the output compare value of the output
compare function. The state of the TIM channel registers after reset is
unknown.
In input capture mode (MSxB:MSxA = 0:0), reading the high byte of the
TIM channel x registers (TCHxH) inhibits input captures until the low
byte (TCHxL) is read.
In output compare mode (MSxB:MSxA 0:0), writing to the high byte of
the TIM channel x registers (TCHxH) inhibits output compares until the
low byte (TCHxL) is written.
OUTPUT
OVERFLOW
PTEx/TCHx
PERIOD
CHxMAX
OVERFLOW OVERFLOW OVERFLOW OVERFLOW
COMPARE
OUTPUT
COMPARE
OUTPUT
COMPARE
OUTPUT
COMPARE
Przeglądanie stron 180
1 2 ... 176 177 178 179 180 181 182 183 184 185 186 ... 261 262

Komentarze do niniejszej Instrukcji

Brak uwag